

32K-Word By 8 Bit

CS18LV02560

■ DESCRIPTION

The CS18LV02560 is a high performance; high speed and super low power CMOS Static Random Access Memory organized as 32,768 words by 8bits and operates from a wide range of 2.2 to 5.5V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed, super low power features and maximum access time of 55/70ns in 3.0V operation. Easy memory expansion is provided by an active LOW chip enable (/CE) and active LOW output enable (/OE).

The CS18LV02560 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS18LV02560 is available in JEDEC standard 28-pin TSOP I (8x13.4 mm), SOP (330 mil) and PDIP (600 mil) packages.

■ FEATURES

- ➤ Wide operation voltage : 2.2 ~ 5.5V
- Ultra low power consumption:
 Vcc=3.0 Operating current 15ma(Max.) & CMOS standby current 0.2ua (Typ.)
 Vcc=5.0 Operating current 20ma(Max.) & CMOS standby current 1.5ua (Typ.)
- High speed access time: 55~70ns.
- Automatic power down when chip is deselected.
- Three state outputs and TTL compatible.
- Data retention supply voltage as low as 1.5V.
- Easy expansion with /CE and /OE options.

■ PRODUCT FAMILY

Part No.	Operating Temp.	Vcc Range	Speed (ns)	Standby Current (Typ.)	Package Type
CS18LV02560AC					28 SOP
CS18LV02560BC	0~70°C		55/70	1.5uA	28 TSOP I
CS18LV02560PC	0~70°C	2.2~5.5V	33/10	(Vcc = 5.0V)	28 PDIP
CS18LV02560ZC					Dice
CS18LV02560AI		2.2~5.50			28 SOP
CS18LV02560BI	-40∼85°C		55/70	0.2uA	28 TSOP I
CS18LV02560PI	-40~85°C		55/70	(Vcc= 3.0V)	28 PDIP
CS18LV02560ZI					Dice


Note: Green package part no, sees order information.






CS18LV02560

■ PIN CONFIGURATIONS



■ BLOCK DIAGRAM





32K-Word By 8 Bit

CS18LV02560

■ PIN DESCRIPTIONS

Name	Type	Function
A0 – A14 Inpu		Address inputs for selecting one of the 32,768 x 8 bit words in the RAM
		/CE is active LOW. Chip enable must be active when data read from or write
/CE	Input	to the device. If chip enable is not active, the device is deselected and in a
/CE	iliput	standby power mode. The DQ pins will be in high impedance state when the
		device is deselected.
		The Write enable input is active LOW. It controls read and write operations.
/WE	Input	With the chip selected, when /WE is HIGH and /OE is LOW, output data will
/***		be present on the DQ pins, when /WE is LOW, the data present on the DQ
		pins will be written into the selected memory location.
		The output enable input is active LOW. If the output enable is active while the
/OE	Input	chip is selected and the write enable is inactive, data will be present on the
/OE	iliput	DQ pins and they will be enabled. The DQ pins will be in the high impedance
		state when /OE is inactive.
DQ0~DQ7	I/O	These 8 bi-directional ports are used to read data from or write data into the
ו טעט~טען	1/0	RAM.
Vcc	Power	Power Supply
Gnd	Power	Ground

■ TRUTH TABLE

Mode	/WE	/CE	/OE	I/O state	Vcc Current
Not Selected	X	Н	Х	High Z	I_{SB},I_{SB1}
Output Disabled	Н	L	Н	High Z	I _{CC}
Read	Н	L	L	D _{OUT}	I _{cc}
Write	L	L	Х	D _{IN}	I _{cc}



CHIPLUS

32K-Word By 8 Bit

CS18LV02560

■ ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Rating	Unit
V_{TERM}	V _{TERM} Terminal Voltage with Respect to GND		V
T _{BIAS}	Temperature Under Bias	-40 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	оС
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0~70°C	2.2 ~ 5.5V
Industrial	-40~85°C	2.2 ~ 5.5V

■ CAPACITANCE⁽¹⁾(TA=25 $^{\circ}$ C,f=1.0MHz)

Symbol	Parameter Conduction MAX		MAX.	Unit
CIN	Input Capacitance	VIN=0V	6	pF
C_{DQ}	Input/Output Capacitance	VDI/O=0V	8	pF

^{1.} This parameter is guaranteed, and not 100% tested.



32K-Word By 8 Bit

CS18LV02560

■ DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Name	Parameter	Test Con	dition	MIN	TYP ⁽¹⁾	MAX	Unit
V.	Guaranteed Input Low	Vcc=3.0V		-1.0		1.2	٧
V _{IL}	Voltage (2)	Vcc=5.0V		-1.0		1.5	٧
V	Guaranteed Input High	Vcc=3.0V		2. 0		Vcc+0.2	V
V _{IH}	Voltage (2)	Vcc=5.0V		2. 5		VCC+0.2	V
I₁∟	Input Leakage Current	V _{CC} =MAX, V _{IN} =0	to V _{CC}			1	uA
	Output Lookage Current	V _{CC} =MAX, /CE=V _{IN} , or /OE=V _{IN} , V _{IO} =0V to V _{CC}				1	uA
l _{OL}	Output Leakage Current					1	
V _{OL}	Output Low Voltage	V _{CC} =MAX, I _{OL} = 1	mA			0.4	٧
V _{OH}	Output High Voltage	V _{CC} =MIN, I _{OH} = -1	mA	2.2			V
	Operating Power Supply	/CE=V _{IL} ,	Vcc=3.0V			15	
Icc	Current	I _{DQ} =0mA,					mA
	Current	F=F _{MAX} =1/ t _{RC}	Vcc=5.0V			20	
I _{CCSB}	TTL Standby Supply	/CE=V _{IH} , I _{DQ} =0m/	Α,			0.5	mA
		$/CE \ge V_{CC}$ -0.2V,	Vcc=3.0V		0.2	2	
I _{CCSB1}	CMOS Standby Current	$V_{IN} {\ge} V_{CC} { ext{-}} 0.2 V$ or					uA
		$V_{IN} \leq 0.2V$,	Vcc=5.0V		1.5	4	

- 1. Typical characteristics are at TA = 25°C.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
- 3. Vcc operating range at 3V: 2.7v ~ 3.3v
- 4. Vcc operating range at 5V: 4.5v ~ 5.5v



32K-Word By 8 Bit


CS18LV02560

■ DATA RETENTION CHARACTERISTICS (Over Operating Range)

Name	Parameter	Test Condition		MIN	TYP ⁽¹⁾	MAX	Unit
V	V _{CC} for Data Retention	$/CE \ge V_{CC}$	0.2V, $V_{IN} \ge$	1.5			V
V _{DR}		V_{CC} -0.2V or $V_{IN} {\le} 0.2V$		1.0			V
	Data Retention Current	/CE≧		0.2	2		
		V _{CC} -0.2V, V _{IN} Vcc=3.0V			0.2	2	uA
I _{CCDR}		\ge V_{CC} -0.2 V	Vcc=5.0V		1.0	4	uA
		or $V_{IN} {\le} 0.2V$	VCC=5.0V		1.0	4	
т	Chip Deselect to Data	Pof	or to	0			nc
T _{CDR}	Retention Time	Refer to Retention Waveform		U			ns
t _R	Operation Recovery Time	Neterition	i vvaveitiiii	t _{RC} (2)			ns

- 1. $TA = 25^{\circ}C$
- 2. t_{RC=} Read Cycle Time.
- 3. Vcc operating range at 3V: 2.7v ~ 3.3v
- 4. Vcc operating range at 5V: 4.5v ~ 5.5v

■ LOW Vcc DATA RETENTION WAVEFORM (/CE Controlled)



■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V		
Input Rise and Fall Times	5ns		
Input and Output Timing	0.5Vcc		
Reference Level	0.5000		
Output Lood	See FIGURE 1A		
Output Load	and 1B		

KEY TO SWITCHING WAVEFORMS

	WAVEFORMS	INPUTS	OUTPUTS
		MUST BE STEADY	MUST BE STEADY
		MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
Ī		MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H




32K-Word By 8 Bit

CS18LV02560

DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
	CENTER LINE IS HIGH IMPEDANCE OFF STATE

AC TEST LOADS AND WAVEFORMS



■ AC ELECTRICAL CHARACTERISTICS (Over Operating Range) < READ CYCLE >

JEDEC	Symbol	Description	-55		-7	70	Unit
Name	Symbol	•		MAX	MIN	MAX	Offic
t _{AVAX}	t _{RC}	Read Cycle Time	55		70		ns
t _{AVQV}	t _{AA}	Address Access Time		55		70	ns
t _{ELQV}	t _{CE}	Chip Select Access Time		55		70	ns
t _{GLQV}	t _{OE}	Output Enable to Output		30		50	ns
		Valid					
t _{ELQX}	t _{CLZ} ⁽⁵⁾	Chip Select to Output Low Z	10		10		ns
t _{GLQX}	t _{OLZ} ⁽⁵⁾	Output Enable to Output in	5		5		ns
		Low Z					
t _{EHQZ}	t _{CHZ} ⁽⁵⁾	Chip Deselect to Output in	0	35	0	35	ns
		High Z					
t _{GHQZ}	t _{OHZ} ⁽⁵⁾	Output Disable to Output in	0	30	0	30	ns
		High Z					
t _{AXOX}	t _{OH}	Address Change to Out	10		10		ns
		Disable					







CS18LV02560

■ SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE1 (1,2,4)



READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)





32K-Word By 8 Bit

CS18LV02560

NOTES:

- 1. /WE is high in read Cycle.
- 2. Device is continuously selected when $/CE = V_{IL}$
- 3. Address valid prior to or coincident with CE transition low.
- 4. /OE = VIL.
- 5. Test conditions assume signal transition times of 5ns or less, timing reference levels of 0.5VCC, input pulse levels of 0V to VCC and output loading specified in Figure 1A.
- 6. Transition is measured ± 500 mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.

■ AC ELECTRICAL CHARACTERISTICS (Over Operating Range) < WRITE CYCLE >

JEDEC	Symbol	Description	-55		-7	Unit		
Name	Symbol	Description	MIN	MAX	MIN	MAX	Jilit	
t _{AVAX}	t _{wc}	Write Cycle Time	55		70		ns	
t _{E1LWH}	t _{cw}	Chip Select to End of Write	55		70		ns	
t _{AVWL}	t _{AS}	Address Setup Time	0		0		ns	
t _{AVWH}	t _{AW}	Address Valid to End of Write	55		70		ns	
t _{WLWH}	t _{WP}	Write Pulse Width	40		50		ns	
t _{WHAX}	t _{WR}	Write Recovery Time	0		0		ns	
t _{WLQZ}	t _{WHZ} ⁽¹⁰⁾	Write to Output in High Z		25		35	ns	
t _{DVWH}	t _{DW}	Data to Write Time Overlap	20		30		ns	
t _{WHDX}	t _{DH}	Data Hold for Write End	0		0		ns	
t _{GHQZ}	t _{OHZ} ⁽¹⁰⁾	Output Disable to Output in	0	30	0	30	ns	
		High Z						
t _{WHOX}	t _{OW} ⁽¹⁰⁾	End of Write to Output Active	5		5		ns	







CS18LV02560

■ SWITCHING WAVEFORMS (WRITE CYCLE)

WRITECYCLE1(1)



WRITE CYCLE2(1,6)



CHIPLUS

32K-Word By 8 Bit

CS18LV02560


NOTES:

- 1. /WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of /CE and /WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. T_{WR} is measured from the earlier of /CE or /WE going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the /CE low transition occurs simultaneously with the /WE low transitions or after the /WE transition, output remain in a high impedance state.
- 6. /OE is continuously low (/OE = V_{IL}).D_{OUT} is the same phase of write data of this write cycle.
- 8. D_{OUT} is the read data of next address.
- 9. If /CE is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Test conditions assume signal transition times of 5ns or less, timing reference levels of 0.5VCC, input pulse levels of 0V to VCC and output loading specified in Figure 1A.
- 11. Transition is measured ±500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 12. T_{CW} is measured from the later of /CE going low to the end of write.

CS18LV02560


ORDER INFORMATION

1. NON-GREEN PACKAGE:




2. GREEN PACKAGE:

CS18LV02560 X X X X X X




■ PACKAGE DIMENSIONS

- 28 pin SOP (330 mil):



SY	MBOL															
UNIT		A	Al	A2	b	bl	С	cl	D	Е	El	e	L	Ll	у	0
mm	Min.	2.540	0.102	2.362	0.35	0.35	0.20	0.20	17.983	8.280	11.506	1.118	0.700	1.520	-	0°
	Nom.	2.692	0.226	2.489	-	-	-	-	18.110	8.407	11.811	1.270	0.964	1.720	-	-
	Max.	2.844	0.350	2.616	0.50	0.45	0.32	0.28	18.237	8.534	12.116	1.422	1.228	1.920	0.1	10°
inch	Min.	0.100	0.004	0.093	0.014	0.014	0.008	0.008	0.708	0.326	0.453	0.044	0.0276	0.0598	-	0°
	Nom.	0.106	0.009	0.098	-	-	-	-	0.713	0.331	0.465	0.050	0.0380	0.0677	-	-
	Max.	0.112	0.014	0.103	0.020	0.018	0.012	0.011	0.718	0.336	0.477	0.056	0.0484	0.0756	0.004	10°

- 28 pin TSOP I (8x13.4 mm) :







CS18LV02560

- 28 pin PDIP (600mil):

