

# CS56ES64163

### DESCRIPTION

The CS56ES64163 is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by16 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable device to be useful for a variety of high bandwidth, high performance memory system applications.

### FEATURES

- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - CAS Latency (2 & 3)
  - Burst Length (1, 2, 4, 8 & full page)
  - Burst Type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)

Pin No.	1	2	3	4	5	6	7	8	9
Pin Name	VDD	DQ0	VDDQ	DQ1	DQ2	VSSQ	DQ3	DQ4	VDDQ
Pin No.	10	11	12	13	14	15	16	17	18
Pin Name	DQ5	DQ6	VSSQ	DQ7	VDD	LDQM	/WE	/CAS	/RAS
Pin No.	19	20	21	22	23	24	25	26	27
Pin Name	/CS	A13	A12	A10/AP	A0	A1	A2	A3	VDD
Pin No.	28	29	30	31	32	33	34	35	36
Pin Name	VSS	A4	A5	A6	A7	A8	A9	A11	NC
Pin No.	37	38	39	40	41	42	43	44	45
Pin Name	CKE	CLK	UDQM	NC	VSS	DQ8	VDDQ	DQ9	DQ10
Pin No.	46	47	48	49	50	51	52	53	54
Pin Name	VSSQ	DQ11	DQ12	VDDQ	DQ13	DQ14	VSSQ	DQ15	VSS

### PIN ASSIGNMENT



P 2

### FUNCTIONAL BLOCK DIAGRAM





# CS56ES64163

### ■ PIN FUNCTION DESCRIPTION

PIN NAME	INPUT	FUNCTION
CLK	System Clock	Active on the positive going edge to sample all inputs
/CS	Chip Select	Disables or enables device operation by masking or enabling all
		inputs except CLK , CKE and L(U)DQM
CKE	Clock Enable	Masks system clock to freeze operation from the next clock
		cycle.
		CKE should be enabled at least one cycle prior new command.
		Disable input buffers for power down in standby
A0 ~ A11	Address	Row / column address are multiplexed on the same pins. Row
		address : RA0~RA11, column address : CA0~CA7
A12, A13	Bank Select Address	Selects bank to be activated during row address latch time.
		Selects bank for read / write during column address latch time.
		RAS Row Address Strobe
/RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK
		with /RAS low. Enables row access & precharge.
/CAS	Column Address Strobe	Latches column address on the positive going edge of the CLK
		with CAS low. Enables column access.
/WE	Write Enable	Enables write operation and row precharge. Latches data in
		starting from /CAS, /WE active.
L(U)DQM	Data Input / Output Mask	Makes data output Hi-Z, tsHz after the clock and masks the
		output. Blocks data input when L(U)DQM active.
DQ0 ~ DQ15	Data Input / Output	Data inputs / outputs are multiplexed on the same pins.
VDD / VSS	Power Supply / Ground	Power and ground for the input buffers and the core logic.
VDDQ / VSSQ	Data Output Power / Ground	Isolated power supply and ground for the output buffers to
		provide improved noise immunity.
NC	No Connection	This pin is recommended to be left No Connection on the
		device.



# CS56ES64163

### ■ SIMPLIFIED TRUTH TABLE

	СОММА	ND	CKEn-1	CKEn	/CS	/RAS	/CAS	/WE	DQM	A13	A10	A11	Note
										AIZ		A3~A0	
Register	Mode Reg	ster set	Н	X	L	L	L	L	Х		OP C	ODE	1,2
	Auto Refre	sh	- н	Н	L	L	L	н	х		>	ĸ	3
Refresh	Self	Entry		L									3
Refresh			н	L	н	н	Н	х		>	×	3	
		_		Н	Х	Х	х	Х		-	-	3	
Bank Active & Row Addr.			н	х	L	L	н	н	х	V	Rov	w Address	
Read &	Auto F	Precharge Disable									L	Column	4
Column	Auto F	Precharge Enable	н	Х	L	Н	L	н	Х	V		Address	
Address		i contai go Linabio									Н	(A0~A7)	4,5
Write &	Auto F	Precharge Disable									L	Column	4
Column	umn Auto Precharge Enable		н	Х	L	Н	L	L	Х	V		Address	4.5
Address											н	(A0~A7)	4,5
	Burst S	ор	Н	х	L	н	н	L	х		>	×	6
Precharge	Bank	Selection		×			ц		×	V	L	¥	
Treenarge	All Ba	nks	11					L	~	х	н	~	
Clock Susr	ond or	Entry	ц		н	х	х	Х	×				
Active Dev		Linuy	11		L	V	V	V	~		>	ĸ	
Active 1 0w	er Down	Exit	L	н	х	х	х	х	х				
		Entry	ц		н	х	х	х	×				
Precharge	Power Dow	n Entry		L	L	н	н	н	~		Ņ	<i>k</i>	
Mode				н	х	х	х	v		/	~		
Exit				L	V	V	V	^					
DQM	DQM					Х			V		>	×	7
No Operati	ng Commar	d (NOP)	ц	x	Н	х	х	Х	×		````		
					L	Н	Н	Н	^			<u> </u>	

(V = Valid , X = Don't Care. H = Logic High , L = Logic Low )



# Synchronous DRAM

1M x 16 Bit x 4 Banks

# CS56ES64163

Rev. 1.0

P 5

Note: 1. OP Code: Operating Code, A0~A11 & A13~A12: Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state. A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row precharge of command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state.

4. A13~A12: Bank select addresses. If both A13 and A12 are "Low" at read, write, row active and precharge, bank A is selected. If both A13 is "Low" and A12 is "High" at read, write, row active and precharge, bank B is selected. If both A13 is "High" and A12 is "Low" at read, write, row active and precharge, bank C is selected. If both A13 and A12 are "High" at read, write, row active and precharge, bank D is selected If A10/AP is "High" at row precharge, A13 and A12 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command cannot be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

### ■ MODE REGISTER TABLE TO PROGRAM MODES

#### Register Programmed with MRS

Address	A13~A12	A11~A10/AP	A9	<b>A</b> 8	<b>A</b> 7	<b>A</b> 6	A5	A4	A3	A2	A1	A0
Function	Reserved	Reserved	rved Reserved		Mode	CAS	S Late	ency	Burst Type	Bur	st Len	gth

		Test Mode		CAS	S Late	ency	В	urst Type	Burst Length					
<b>A</b> 8	A7	Туре	A6	A5	A4	Latency	A3	Туре	A2	A1	A0	BT=0	BT=1	
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1	
0	1	Reserved	0	0	1	Reserved	1	Interleave	0	0	1	2	2	
1	0	Reserved	0	1	0	2			0	1	0	4	4	
1	1	Reserved	0	1	1	3			0	1	1	8	8	
			1	0	0	Reserved			1	0	0	Reserved	Reserved	
			1	0	1	Reserved			1	0	1	Reserved	Reserved	
			1	1	0	Reserved			1	1	0	Reserved	Reserved	
			1	1	1	Reserved			1	1	1	Full Page	Reserved	

Full Page Length: 256



# CS56ES64163

Rev. 1.0

P 6

### BURST SEQUENCE (BURST LENGTH = 4)

Initial A		Socia	ontial		Intorloavo					
A1	A0		Sequi	ential	Interieave					
0	0	0	1	2	3	0	1	2	3	
0	1	1	2	3	0	1	0	3	2	
1	0	2	3	0	1	2	3	0	1	
1	1	3	0	1	2	3	2	1	0	

### ■ BURST SEQUENCE (BURST LENGTH = 8)

	Initial			Sequential								Interleave						
A2	A1	A0		Sequential							interieave							
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0



### DEVICE OPERATIONS

#### SDRAM BASIC FUNCTION

Three major differences between this SDRAM and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The synchronized operation is the fundamental difference. An SDRAM uses a clock input for the

synchronization, where the DRAM is basically asynchronous memory although it has been using two clocks,

*RAS* and *CAS*. Each operation of DRAM is determined by their timing phase differences while each operation of SDRAM is determined by commands and all operations are referenced to a positive clock edge.

The **burst mode** is a very high-speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode registe**r is to justify the SDRAM operation and function into desired system conditions. MODE REGISTER TABLE shows how SDRAM can be configured for system requirement by mode register programming.

#### **POWER UP & INITIALIZATION SEQUENCE**

1.Apply power and start clock, Attempt to maintain CKE = "H", DQM = "H" and the other pin are NOP condition at the inputs.

2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.

3. Issue precharge commands for all banks of the devices.

4. Issue 2 or more auto-refresh (REF) commands.

5. Issue mode register set (MRS) command to initialize the mode register. RFU (Reserved for future use) should stay "0" during this cycle.

Note: 1. It is recommended that DQM and CKE keep track VCC to insure that output is High-Z state.

2. The Mode Register Set command can be set before 2 Auto-refresh commands.

### CLOCK (CLK) and CLOCK ENABLE (CKE)

All input and output signals of SDRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the Power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

### PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

SDRAM memory core is the same as conventional DRAMs', requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by the Precharge command (PRE).



# Synchronous DRAM

### 1M x 16 Bit x 4 Banks

# CS56ES64163

With the Precharge command, SDRAM will automatically be in standby state after precharge time ( $t_{RP}$ ). The precharged bank is selected by combination of AP and A<sub>13</sub>, A<sub>12</sub> when Precharge command is asserted. If AP = High, all banks are precharged regardless of A<sub>13</sub>, A<sub>12</sub> (PALL). If AP = Low, a bank to be selected by A<sub>12</sub>, A<sub>13</sub> is precharged (PRE).

The auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion. This auto precharge is entered by AP = High when a read or write command is asserted.

Enable and disable date precharge function are controlled by ATOAF in read, write command.
--

A10/AP	A12	A13	Operating
	0	0	Disable auto precharge, leave A bank active at end of burst.
0	0	1	Disable auto precharge, leave B bank active at end of burst.
0	1	0	Disable auto precharge, leave C bank active at end of burst.
-	1	1	Disable auto precharge, leave D bank active at end of burst.
	0	0	Enable auto precharge, precharge bank A at end of burst.
1	0	1	Enable auto precharge , precharge bank B at end of burst.
1 -	1	0	Enable auto precharge , precharge bank C at end of burst.
	1	1	Enable auto precharge , precharge bank D at end of burst.

A10/AP and A13~A12 control bank precharge when

#### precharge is asserted:

A10/AP	A12	A13	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	х	Х	All Banks

### AUTO-REFRESH (REF)

Auto-refresh uses the internal refresh address counter. The SDRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 16  $\mu$ s or a total 4096 refresh commands within a 64 ms period.

#### SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.





# CS56ES64163

Rev. 1.0

P 9

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a self-refresh mode, CKE = Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ.

**Note:** When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted prior to the self-refresh mode entry.

#### SELF-REFRESH EXIT (SELFX)

To exit self-refresh mode, apply minimum t<sub>CKSP</sub> after CKE brought high, and then the No operation command (NOP) should be asserted within one t<sub>RC</sub> period. CKE should be held High within one t<sub>RC</sub> period after t<sub>CKSP</sub>.

#### **MODE REGISTER SET (MRS)**

The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS latency, and Operation Code. Refer to MODE REGISTER TABLE. The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all DQ is in Hi-Z.

The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDRAM.

### CHIP SELECT ( CS )

CS enables all commands inputs,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$ , and address input. When  $\overline{CS}$  is High, command signals are negated but internal operation such as burst cycle will not be suspended. If such a control isn't needed, CS can be tied to ground level.

### COMMAND INPUT ( RAS , CAS , and WE )

Unlike a conventional DRAM,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  do not directly imply SDRAM operation, such as Row address strobe by  $\overline{RAS}$ . Instead, each combination of  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  input in conjunction with  $\overline{CS}$  input at a rising edge of the CLK determines SDRAM operation.

#### ADDRESS INPUT (A0 to A11)

Address input selects an arbitrary location of a total of 1,048,576 words of each memory cell matrix. A total of twenty address input signals are required to decode such a matrix. SDRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), twelve Row addresses are initially latched and the remainders of eight Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

#### BANK SELECT (A12, A13)

This SDRAM has four banks and each bank is organized as 1 M words by 16-bit.



# Synchronous DRAM

1M x 16 Bit x 4 Banks

# CS56ES64163

Bank selection by A<sub>13</sub>, A<sub>12</sub> occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

### **BANK ACTIVATE**

The bank activate command is used to select a random row in an idle bank. By asserting low on RAS and CS with desired row and bank address, a row access is initiated. The read or write operation can occur after a time delay of  $t_{RCD}$  (min) from the time of bank activation.  $t_{RCD}$  is the internal timing parameter of SDRAM, therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing  $t_{RCD}$  (min) with cycle time of the clock and then rounding of the result to the next higher integer. The SDRAM has four internal banks in the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the activation of four banks simultaneously. Also the noise generated during sensing of each bank of SDRAM is high requiring some time for power supplies to recover before another bank can be sensed reliably.  $t_{RRD}$  (min) specifies the minimum time required between activating different bank. The number of clock cycles required between different bank activation must be calculated similar to  $t_{RCD}$  specification. The minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by  $t_{RAS}$  (min). Every SDRAM bank activate command must satisfy  $t_{RAS}$  (min) specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by  $t_{RAS}$  (max) and  $t_{RAS}$  (max) can be calculated similar to  $t_{RCD}$  specification.

### DATA INPUTS AND OUTPUTS (DQ0 to DQ15)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

**T**<sub>RAC</sub>: from the bank active command when  $t_{RCD}$  (min) is satisfied. (This parameter is reference only.) **T**<sub>CAC</sub>: from the read command when  $t_{RCD}$  is greater than  $t_{RCD}$  (min). (This parameter is reference only.) **T**<sub>AC</sub>: from the clock edge after  $t_{RAC}$  and  $t_{CAC}$ .

The polarity of the output data is identical to that of the input. Data is valid between access time (determined by the three conditions above) and the next positive clock edge ( $t_{OH}$ ).

#### DATA I/O MASK (DQML/DQMU)

DQML and DQMU are an active high enable input and has an output disable and input mask function. During burst cycle and when DQML/DQMU = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type.

#### BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobe column address. Access time and cycle time of Burst mode is specified as tac



# CS56ES64163

and  $t_{CK}$ , respectively. The internal column address counter operation is determined by a mode register, which defines burst type and burst count length of 1, 2, 4 or 8 bits of boundary. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	Met	Method (Assert the following command)						
Burst Read	Burst Read		Read Command						
Burst Bood	Ruret Write	1st Step	st Step Mask Command (Normally 3 clock cycle						
Buist Redu	DUIST WHITE	2nd Step	Write Command after LOWD						
Burst Write	Burst Write		Write Command						
Burst Write	Burst Read		Read Command						
Burst Read	Precharge		Precharge Command						
Burst Write	Precharge	Precharge Command							

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length; it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0). The interleave mode is a scrambled decoding scheme for A<sub>0</sub> and A<sub>2</sub>. If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

When the full burst operation is executed at single write mode, Auto-precharge command is valid only at write operation. The burst type can be selected either sequential or interleave mode. But only the sequential mode is usable to the full column burst. The sequential mode is an incremental decoding scheme within a boundary address to be determined by burst length; it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0).



# Synchronous DRAM

### 1M x 16 Bit x 4 Banks

# CS56ES64163

Burst Length	Starting Column Address A2 A1 A0	Sequential	Interleave
2	X X 0	0 – 1	0 – 1
2	X X 1	1 – 0	1 – 0
	X 0 0	0-1-2-3	0 - 1 - 2 - 3
4	X 0 1	1-2-3-0	1 - 0 - 3 - 2
4	X 1 0	2-3-0-1	2 - 3 - 0 - 1
	X 1 1	3 - 0 - 1 - 2	3 - 2 - 1 - 0
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	010	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	011	3-4-5-6-7-0-1-2	3 - 2 - 1 - 0 - 7 - 6 - 5 - 4
ð	100	4 - 5 - 6 - 7 - 0 - 1 - 2 - 3	4 - 5 - 6 - 7 - 0 - 1 - 2 - 3
	101	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	110	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	111	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

### FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same column. If burst mode reaches end of column address, then it wraps round to first column address (= 0) and continues to count until interrupted by the news read (READ) /write (WRIT), precharge (PRE), or burst stop (BST) command. The selection of Auto-precharge option is illegal during the full column burst operation except write command at BURST READ & SINGLE WRITE mode. The BST command is applicable to terminate the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active. When read mode is interrupted by BST command, the output will be in High-Z.

When write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

**Note:** When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted after the self-refresh exit.







Note: CKE\ means CKE goes Low-level from High-level.



# CS56ES64163

#### Second command READA WRITEA (same WRITE PRE REF BST MRS ACTV READ PALL SELF bank) \*4 \*4 First command MRS t<sub>RSC</sub> t<sub>RSC</sub> t<sub>RSC</sub> t<sub>RSC</sub> t<sub>RSC</sub> t<sub>RSC</sub> t<sub>RSC</sub> ACTV 1 t<sub>RCD</sub> t<sub>RCD</sub> t<sub>RCD</sub> t<sub>RCD</sub> t<sub>RAS</sub> t<sub>RAS</sub> \*5 \*6 \*6 \*5 1 1 1 1 READ 1 1 1 BL+t<sub>RP</sub> BL+t<sub>RP</sub> BL+t<sub>RP</sub> BL+t<sub>RP</sub> BL+t<sub>RP</sub> READA BL+t<sub>RP</sub> \*1 \*2 \*3 \*5 \*5 \*3 \*3 \*8 \*5 \*5 WRITE 1 1 1 t<sub>WR</sub> t<sub>WR</sub> t<sub>DPL</sub> t<sub>DPL</sub> BL-1+ BL-1+ BL-1+ BL-1+ BL-1+ BL-1+ WRITEA t<sub>DAL</sub> t<sub>DAL</sub> t<sub>DAL</sub> t<sub>DAL</sub> t<sub>DAL</sub> t<sub>DAL</sub> t<sub>RP</sub>\*7 \*3 \*3 \*4 \*5 \*3 1 1 PRE 1 t<sub>RP</sub> t<sub>RP</sub> t<sub>RP</sub> \*4 \*7 PALL 1 1 1 t<sub>RP</sub> t<sub>RP</sub> t<sub>RP</sub> t<sub>RP</sub> REF $\mathbf{t}_{\mathsf{RC}}$ t<sub>RC</sub> $\mathbf{t}_{\mathsf{RC}}$ t<sub>RC</sub> $\mathbf{t}_{\mathsf{RC}}$ t<sub>RC</sub> t<sub>RC</sub> SELFX $\mathbf{t}_{\mathsf{RC}}$ t<sub>RC</sub> t<sub>RC</sub> t<sub>RC</sub> t<sub>RC</sub> t<sub>RC</sub> t<sub>RC</sub>

■ MINIMUM CLOCK LATENCY OR DELAY TIME FOR SINGLE BANK OPERATION

Illegal command

#### Notes:

\*1. BL: Burst length; CL: CAS latency

- \*2. If  $t_{RP}(min) \le CL \times t_{CK}$ , minimum latency is a sum of (BL + CL)  $\times t_{CK}$ .
- \*3. Assume all banks are in Idle state.
- \*4. Assume output is in High-Z state.
- \*5. Assume tRAS(min) is satisfied.
- \*6. Assume no I/O conflict.
- \*7. Assume after the last data have been appeared on DQ.
- \*8. If  $t_{RP}(min) \le (CL-1) \times t_{CK}$ , minimum latency is a sum of  $(BL + CL-1) \times t_{CK}$ .



# CS56ES64163

### MINIMUM CLOCK LATENCY OR DELAY TIME FOR MULTI BANK OPERATION

Second command (other bank) First command	MRS	ACTV	READ *5	READA *5 *6	WRITE	WRITEA *5 *6	PRE	PALL	REF	SELF	BST
MRS	t <sub>RSC</sub>	t <sub>RSC</sub>					t <sub>RSC</sub>	t <sub>RSC</sub>	t <sub>RSC</sub>	t <sub>RSC</sub>	t <sub>RSC</sub>
ACTV		t <sub>RRD</sub> <sup>*2</sup>	1 <sup>*7</sup>	1 <sup>*7</sup>	1 <sup>*7</sup>	1 <sup>*7</sup>	1 <sup>*6 *7</sup>	t <sub>RAS</sub> *7			1
READ		1 <sup>*2 *4</sup>	1	1	1 <sup>*10</sup>	1 <sup>*10</sup>	1 *6	1 *6			1
READA	BL+t <sub>RP</sub> *1 *2	1 <sup>*2 *4</sup>	1 *6	1 *6	1 <sup>*6 *10</sup>	1 <sup>*6 *10</sup>	1 *6	BL+t <sub>RP</sub> *6	BL+t <sub>RP</sub> *2	BL+t <sub>RP</sub> *2 *9	
WRITE		1 <sup>*2 *4</sup>	1	1	1	1	1 <sup>*6</sup>	t <sub>DPL</sub> *6			1
WRITEA	BL-1+ t <sub>DAL</sub> *2	1 *2 *4	1 <sup>*6</sup>	1 <sup>*6</sup>	1 <sup>*6</sup>	1 <sup>*6</sup>	1 <sup>*6</sup>	BL-1+ t <sub>DAL</sub> *6	BL-1+ t <sub>DAL</sub> *2	BL-1+ t <sub>DAL</sub> *2	
PRE	t <sub>RP</sub> *2 *3	1 *2 *4	1 <sup>*7</sup>	1 <sup>*7</sup>	1 <sup>*7</sup>	1 *7	1 *6 *7	1 <sup>*7</sup>	t <sub>RP</sub> *2	t <sub>RP</sub> *8	1
PALL	t <sub>RP</sub> *3	t <sub>RP</sub>					1	1	t <sub>RP</sub>	t <sub>RP</sub> *8	1
REF	t <sub>RC</sub>	t <sub>RC</sub>					t <sub>RC</sub>	t <sub>RC</sub>	t <sub>RC</sub>	t <sub>RC</sub>	t <sub>RC</sub>
SELFX	t <sub>RC</sub>	t <sub>RC</sub>					t <sub>RC</sub>	t <sub>RC</sub>	t <sub>RC</sub>	t <sub>RC</sub>	t <sub>RC</sub>

#### Notes:

\*1. If  $t_{RP}(min) \le CL \times t_{CK}$ , minimum latency is a sum of  $(BL + CL) \times t_{CK}$ .

\*2. Assume bank of the object is in Idle state.

\*3. Assume output is in High-Z state.

- \*4. trrd(min) of other bank (second command will be asserted) is satisfied.
- \*5. Assume other bank is in active, read or write state.
- \*6. Assume tRAS(min) is satisfied.
- \*7. Assume other banks are not in READA/WRITA state.
- \*8. Assume after the last data have been appeared on DQ.
- \*9. If  $t_{RP}(min) \le (CL-1) \times t_{CK}$ , minimum latency is a sum of  $(BL + CL-1) \times t_{CK}$ .

\*10. Assume no I/O conflict.



# CS56ES64163

#### ■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Tstg	-55 ~ +150	С
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATING are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

#### DC OPERATING CONDITION

Recommended operating condition s (Voltage referenced to VSS = 0V, TA = 0 to 70 C °)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	Vін	2.0		VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	Іон <b>= -2mA</b>
Output logic low voltage	Vol	-	-	0.4	V	lo∟ = 2mA
Input leakage current	lι∟	-5	-	5	А	3
Output leakage current	lo∟	-5	-	5	А	4

Note: 1. VIH(max) = 4.6V AC for pulse width ≤10ns acceptable.

- 2.  $V_{IL(min)}$  = -1.5V AC for pulse width ≤10ns acceptable.
- 3. Any input  $0V \leq V_{IN} \leq V_{DD} + 0.3V$ , all other pins are not under test = 0V.
- 4. Dout is disabled, 0V ≤VOUT ≤VDD.



# CS56ES64163

Rev. 1.0

P 17

#### DC CHARACTERISTICS

Recommended operating condition unless otherwise noted  $\,\cdot\,$  TA = 0 to 70 C

DADAMETED			VER	SION		NOTE				
PARAMETER	STMBUL	TEST CONDITION	-6	-7	UNIT	NOTE				
Operating Current	lasi	Burst Length = 1, t RC ≥t RC(min), IOL	110	100	m (	1.0				
(One Bank Active)	ICC1	= 0 mA,, tcc = tcc(min)	110	100	ШA	1,2				
Precharge Standby Current	ICC2P	CKE ≤VIL(max), tcc = tcc(min)	2		2		2		m۸	
in power-down mode	ICC2PS	CKE & CLK ≤VIL(max), tcc = ∞∞		1	ША					
Precharge Standby Current	ICC2N	CKE ≥VIH(min), CS ≤VIH(min), tcc = tcc(min), Input signals are changed one time during 2CLK	2	0	mA					
in non power-aown moae	ICC2NS	CKE ≥VIH(min), CLK ≤VIL(max), tcc = ∞∾input signals are stable	15							
Active Standby Current in	Іссзр	CKE ≤VIL(max), tcc = tcc(min)	1	10						
power-down mode	Iссзря	CKE & CLK ≤VIL(max), tcc =∞ ∞∞	1	0	ШA					
Active Standby Current in non power-down mode	Іссзи	CKE ≥VIH(min), CS ≥VIH(min), tcc = tcc(min), Input signals are changed one time during 2CLK	3	0	mA					
(One Bank Active)	Іссзия	CLK ≤VIL(max), tcc = ∞ input signals are stable	2	5						
Operating Current (Burst Mode)	Icc4	IoL = 0 mA, Page Burst, All Bank active, Burst Length = 4, CAS Latency = 3	150	140	mA	1,2				
Refresh Current	Icc5	trc ≥trc(min), tcc = tcc(min)	18	30	mA					
Self Refresh Current	Icc6	CKE <u>≤</u> 0.2V		1	mA					

Note: 1. Measured with outputs open.

2. Input signals are changed one time during 2 CLKS.



# CS56ES64163

### 1M x 16 Bit x 4 Banks

### ■ CAPACITANCE (VDD = 3.3V, TA = 25 C °, f = 1MHZ)

PARAMETER	SYMBOL	MIN	MAX	UNIT
Input capacitance (A0 ~ A11, A13 ~ A12)	CIN1	2	4	Pf
Input capacitance				
(CLK, CKE, CS , RAS , CAS , WE &	CIN2	2	4	Pf
L(U)DQM)				
Data input/output capacitance (DQ0 ~ DQ15)	Соит	2	5	Pf

#### ■ AC OPERATING TEST CONDITIONS (VDD = 3.3V ± 0.3V → TA = 0 to 70 C °)

PARAMETER	VALUE	UNIT
Input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall-time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	





### ■ OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

DADAMETED	SAMBOI	VEI	RSION		NOTE
PARAWLETER	STWIDOL	-6	-7		NOTE
Row active to row active delay	<b>t</b> RRD(min)	12	14	ns	1
/RAS to /CAS delay	trcd(min)	18	20	ns	1
Row precharge time	<b>t</b> RP(min)	18	20	ns	1
Pow active time	<b>t</b> RAS(min)	40	42	ns	1
	<b>t</b> RAS(max)		100	ns	
Row cycle time @ Auto refresh	<b>t</b> RC(min)	60	70	ns	1,3
Number of valid Output data	CAS latency=3	2		00	2
	CAS latency=2		1	Ed	

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time

Note:

and then rounding off to the next higher integer.

2. In case of row precharge interrupt, auto precharge and read burst stop.

3. A new command may be given tRFC after self refresh exit.



# Synchronous DRAM

### 1M x 16 Bit x 4 Banks

# CS56ES64163

DADAMATED		SYMPOL	-(	6	-	7		NOTE
PARA	IWATER	STMBOL	MIN	MAX	MIN	MAX	UNIT	NOTE
CLK cycle time	CAS latency = 3	tor	6		7		ne	1
	CAS latency = 2	ICK	8	-	10	-	115	
CLK to valid	CAS latency = 3	tio		5.5		6		1, 2
output delay	CAS latency = 2	LAC		6		6	- ns	
Output data	CAS latency = 3	tou	2.5				ne	2
hold time	CAS latency = 2	LOH	2.5		2.5		ns	
CLK high pulsh v	vidth	tсн	2.5		2.5		ns	3
CLK low pulsh w	idth	tc∟	2.5		2.5		ns	3
Input setup time		tsı	1.5		1.5		ns	3
Input hold time		tнı	1		1		ns	3
CLK to output in	Low-Z	t∟z	0		0		ns	2
CLK to output	CAS latency = 3	<b>t</b> u		5.5		6		
in Hi-Z	CAS latency = 2	ιнz		6		6	115	
CKE Setup Time	for Power Down Exit	tcksp	1.5		2		ns	4

### ■ AC CHARACTERISTICS (AC operating condition unless otherwise noted)

Note : 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns. (tr/2 - 0.5) ns should be considered.

3. Assumed input rise and fall time (tr & tf) =1ns. If tr & tf is longer than 1ns, transient time compensation should be considered.

i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.

4. If input signal transition time (t<sub>T</sub>) is longer than 1 ns;  $[(t_T/2) - 0.5]$  ns should be added to t<sub>AC</sub> (max), t<sub>HZ</sub> (max), and t<sub>CKSP</sub> (min) spec values,  $[(t_T/2) - 0.5]$  ns should be subtracted from t<sub>LZ</sub> (min), t<sub>HZ</sub> (min), and t<sub>OH</sub> (min) spec values, and (t<sub>T</sub> - 1.0) ns should be added to t<sub>CH</sub> (min), t<sub>CL</sub> (min), t<sub>SI</sub> (min), and t<sub>HI</sub> (min) spec values.



# CS56ES64163

### 1M x 16 Bit x 4 Banks

#### ■ LATENCY - FIXED VALUES

#### (The latency values on these parameters are fixed regardless of clock period.)

Parameter		Symbol	CS56ES64163-6T	CS56ES64163-7T	Unit
CKE to Clock Disabl	e	L <sub>CKE</sub>	1	1	cycle
DQM to Output in High	ı-Z	L <sub>DQZ</sub>	2	2	cycle
DQM to Input Data De	lay	L <sub>DQD</sub>	0	0	cycle
Last Output to Write Comma	nd Delay	L <sub>OWD</sub>	2	2	cycle
Write Command to Input Da	ta Delay	L <sub>DWD</sub>	0	0	cycle
Precharge to Output in High-Z	CL = 2	L <sub>ROH2</sub>	2	2	cycle
Delay	CL = 3	L <sub>ROH3</sub>	3	3	cycle
Burst Stop Command to	CL = 2	L <sub>BSH2</sub>	2	2	cycle
Output in High-Z Delay	CL = 3	L <sub>BSH3</sub>	3	3	cycle
CAS to CAS Delay (m	in)	L <sub>CCD</sub>	1	1	cycle
CAS Bank Delay (mi	n)	L <sub>CBD</sub>	1	1	cycle

#### ■ FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

#### CS56ES64163-6T

CAS **t**RC **t**RAS **t**RP **t**rrd **t**rcd tccd **t**CDL **t**rdl Frequency Latency 6ns 58ns 40ns 18ns 12ns 18ns 6ns 12ns 166 MHz (6.0ns) 3 10 7 3 2 3 1 2 1 143 MHz (7.0ns) 3 9 6 3 2 3 1 1 2 2 133 MHZ(7.5ns) 3 8 6 3 3 1 1 2 125 MHZ(8.0ns) 2 8 5 3 2 3 1 1 2 2 6 4 2 2 2 1 2 100 MHZ(10.0ns) 1

CS56ES64163-7T

(Unit : number of clock)

(Unit : number of clock)

Frequency	CAS	<b>t</b> RC	<b>t</b> ras	<b>t</b> RP	<b>t</b> RRD	<b>t</b> rcd	tccd	<b>t</b> CDL	<b>t</b> RDL
riequency	Latency	63ns	45ns	20ns	14ns	20ns	7ns	7ns	14ns
143 MHz (6.0ns)	3	9	7	3	2	3	1	1	2
133 MHz (7.0ns)	3	9	6	3	2	3	1	1	2
125 MHZ(7.5ns	3	8	6	3	2	3	1	1	2
100 MHZ(8.0ns )	2	7	5	2	2	2	1	1	2
83 MHZ(10.0ns)	2	6	4	2	2	2	1	1	2



### ■ TIMING DIAGRAM--SETUP, HOLD AND DELAY TIME



Note: Reference level of input signal is 1.4 V for LVTTL. Access time is measured at 1.4 V for LVTTL.

### ■ TIMING DIAGRAM--DELAY TIME FOR POWER DOWN EXIT



Copyright ©2004 March Chiplus Semiconductor Corp. All rights reserved. P 22



### ■ TIMING DIAGRAM--PULSE WIDTH



Note: These parameters are a limit value of the rising edge of the clock from one command input to next input. tcksp is the latency value from the rising edge of CKE. Measurement reference voltage is 1.4 V.

### ■ TIMING DIAGRAM--ACCESS TIME





# CS56ES64163

### ■ TIMING DIAGRAM--CLOCK ENABLE - READ AND WRITE SUSPEND (@ BL = 4)



Notes: \*1. The latency of CKE  $(L_{CKE})$  is one clock.

\*2. During read mode, burst counter will not be incremented/decremented at the next clock of CSUS command. Output data remain the same data.

\*3. During the write mode, data at the next clock of CSUS command is ignored.

### TIMING DIAGRAM--CLOCK ENABLE - POWER DOWN ENTRY AND EXIT



Notes: \*1. Precharge command (PRE or PALL) should be asserted if any bank is active and in the burst mode.

\*2. Precharge command can be posted in conjunction with CKE after the last read data have been appeared on DQ.

- \*3. It is recommended to apply NOP command in conjunction with CKE.
- \*4. The ACTV command can be latched after tcksp (min) + 1 clock (min).



### ■ TIMING DIAGRAM--COLUMN ADDRESS TO COLUMN ADDRESS INPUT DELAY



Note: CAS to CAS delay can be one or more clock period.

### TIMING DIAGRAM--DIFFERENT BANK ADDRESS INPUT DELAY



Note: CAS Bank delay can be one or more clock period.



# CS56ES64163

### ■ TIMING DIAGRAM--DQMU, DQML - INPUT MASK AND OUTPUT DISABLE (@ BL = 4)



Note: PRECHARGE means 'PRE' or 'PALL'.



## CS56ES64163

■ TIMING DIAGRAM--READ INTERRUPTED BY PRECHARGE (EXAMPLE @ CL = 2, BL = 4)



In case of CL = 3, the  $L_{ROH}$  is 3 clocks.

PRECHARGE means 'PRE' or 'PALL'.



## CS56ES64163

■ TIMING DIAGRAM--READ INTERRUPTED BY BURST STOP (EXAMPLE @ BL = Full Column)





# CS56ES64163

■ TIMING DIAGRAM--WRITE INTERRUPTED BY PRECHARGE (EXAMPLE @ CL = 3)



Note: The precharge command (PRE) should only be issued after the t<sub>DPL</sub> of final data input is satisfied. PRECHARGE means 'PRE' or 'PALL'.

■ TIMING DIAGRAM--READ INTERRUPTED BY WRITE (EXAMPLE @ CL = 3, BL = 4)



Notes: \*1. First DQM makes high-impedance state High-Z between last output and first input data.

- \*2. Second DQM makes internal output data mask to avoid bus contention.
- \*3. Third DQM in illustrated above also makes internal output data mask. If burst read ends (final data output) at or after the second clock of burst write, this third DQM is required to avoid internal bus contention.



## CS56ES64163



Note: Read command should be issued after twe of final data input is satisfied.

### ■ TIMING DIAGRAM--READ WITH AUTO-PRECHARGE

### (EXAPLE @ CL = 2, BL = 2 Applied to same bank)



Notes: \*1. Precharge at Read with Auto-precharge command (READA) is started from number of clocks that is the same as Burst Length (BL) after the READA command is asserted.

\*2. Next ACTV command should be issued after BL+tRP (min) from READA command.



P 31

### ■ TIMING DIAGRAM--WRITE WITH AUTO-PRECHARGE \*1, \*2, \*3

(EXAMPLE @ CL = 2, BL = 2 Applied to same bank)



Notes: \*1. Even if the final data is masked by DQM, the precharge does not start the clock of final data input.

- \*2. Once auto precharge command is asserted, no new command within the same bank can be issued.
- \*3. Auto-precharge command doesn't affect at full column burst operation except Burst READ & Single Write.
- \*4. Precharge at write with Auto-precharge is started after the toput from the end of burst.
- \*5. Next command should be issued after BL+ tap (min) at CL = 2, BL+1+tap (min) at CL = 3 from WRITA command.

### TIMING DIAGRAM--MODE REGISTER SET TIMING



Note: The Mode Register Set command (MRS) should only be asserted after all banks have been precharged.



TIMING DIAGRAM--AUTO-REFRESH TIMING



Notes: \*1. All banks should be precharged prior to the first Auto-refresh command (REF).

\*2. Bank select is ignored at REF command. The refresh address and bank select are selected by internal refresh counter.

\*3. NOP command should be asserted during t<sub>RC</sub> period while Auto-refresh mode.

\*4. Any activation command such as ACTV or MRS command other than REF command should be asserted after  $t_{RC}$  from the last REF command.

### ■ TIMING DIAGRAM--SELF-REFRESH ENTRY AND EXIT TIMING



Notes: \*1. Precharge command (PRE or PALL) should be asserted if any bank is active prior to Self-refresh Entry command (SELF).
\*2. The Self-refresh Exit command (SELFX) is latched after toksp (min). It is recommended to apply NOP command in conjunction with CKE.

- \*3. Either NOP or DESL command can be used during tRc period.
- \*4. CKE should be held high within one tRc period after tcksp.



# CS56ES64163

### PACKING DIMENSIONS

### 54-LEAD TSOP(II) SDRAM (400mil) (1:3)



Symbol	Dime	ension in m	m	Dime	ension in in	ich
	Min	Norm	Max	Min	Norm	Max
A			1.2			0.047
A1	0.05	0.1	0.15	0.002	0.004	0.006
A2	0.95	1	1.05	0.037	0.039	0.041
b	0.25		0.45	0.01		0.018
b1	0.25	0.35	0.4	0.01	0.014	0.016
С	0.12		0.21	0.005		0.008
c1	0.1	0.127	0.16	0.004	0.005	0.006
D	2	2.22 BSC		(	0.875 BSC	
E	1	1.76 BSC		(	0.463 BSC	
E1	1	0.16 BSC		(	0.400 BSC	
L	0.4	0.5	0.6	0.016	0.02	0.024
L1	(	).80 REF		(	0.031 REF	_
е		).80 BSC		(	0.031 BSC	
Θ	0°		10°	0°		10°